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ABSTRACT
Resource management on accelerator based systems is com-
plicated by the disjoint nature of the main CPU and acceler-
ator, which involves separate memory hierarhcies, di erent
degrees of parallelism, and relatively high cost of communi-
cating between them. For applications with irregular par-
allelism, where work is dynamically created based on other
computations, the accelerators may both consume and pro-
duce work. To maintain load balance, the accelerators hand
work back to the CPU to be scheduled. In this paper we
consider multiple approaches for such scheduling problems
and use the Cell BE system to demonstrate the di erent
schedulers and the trade-o s between them. Our evaluation
is done with both microbenchmarks and two bioinformatics
applications (PBPI and RAxML). Our baseline approach
uses a standard Linux scheduler on the CPU, possibly with
more than one process per CPU. We then consider the ad-
dition of cooperative scheduling to the Linux kernel and a
user-level work-stealing approach. The two cooperative ap-
proaches are able to decrease SPE idle time, by 30% and
70%, respectively, relative to the baseline scheduler. In both
cases we believe the changes required to application level
codes, e.g., a program written with MPI processes that use
accelerator based compute nodes, is reasonable, although
the kernel level approach provides more generality and ease
of implementation, but often less performance than work
stealing approach.
Categories and Subject Descriptors
D.4.1 [Operating Systems]: Process Management — Con-
currency, Scheduling, Synchronization; C.1.3 [Processor
Architectures]: Other Architecture Styles — Heteroge-
neous (hybrid) systems
General Terms
Performance, Design
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1. INTRODUCTION
In recent years accelerator based parallel architectures
have been resurrected as a viable alternative for system de-
sign and there is a large body of work [10, 19, 9, 16, 22,
25, 17, 24] indicating that these architectures are able to
provide high performance with very low power consump-
tion. The Cell BE is an exponent of such architecture and
Cell based clusters such as the Roadrunner system at Los
Alamos National Laboratory are used in application settings
such as high performance scientiﬁc computing or ﬁnancial
data analysis.
Accelerator based architectures are asymmetrical, contain
both general purpose processors and specialized hardware
and often exhibit di erent degrees of hardware parallelism
inside each hierarchy. The Cell BE contains one PowerPC
core (PPE) with two hardware execution contexts and eight
specialized processors (SPEs). GPU based solutions have a
very deep level of parallelism (thousands) and are often inte-
grated into systems with generic multi-core processors with
limited parallelism (tens). A common execution model for
these architectures assumes a cooperation between the gen-
eral purpose processors and the accelerator hardware: the
ported applications usually have a “driver” running on the
main processor side and o oad parts of the computation to
the specialized hardware. One of the open research problems
is mapping applications to the two independent execution
hierarchies that exhibit di erent degrees of parallelism and
providing e cient synchronization and coordination.
Previous work [5, 7] investigates the mapping of paral-
lel computation to the Cell BE and shows the importance
of the careful management of the PPE   SPE interaction:
explicitly interacting with the Linux scheduler and yielding
the PPE whenever processes are waiting for SPE tasks to
ﬁnish is able to achieve many-fold application performance
improvement. Yielding the PPE processors improves the at-
tentiveness of the computation to asynchronous events gen-
erated by SPEs which results in a higher overall SPE uti-
lization, but it is still subject to the implicit Linux kernel
scheduling policies. The Linux’s scheduler lack of knowledge
about the asynchronous nature of the SPE computation is
likely to increase the latency of any response to the SPE
generated events.
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Figure 1: Generic structure of code implementing
o oading and PPE SPE interaction.
In this paper we examine kernel and user-level schedul-
ing techniques to minimize the latency of PPE processes
response to SPE generated events. In both implementations
we use an event-driven cooperative scheduling approach;
SPE tasks indicate which PPE process is required to serve
their requests. The kernel level implementation extends the
Linux kernel with data structures and system calls which
allow SPEs to request activation of a speciﬁc process on the
PPE side. For the user-level approach we use shared mem-
ory abstractions and a work stealing strategy. We evaluate
the performance of the proposed techniques on the Sony
PlayStation3 using micro-benchmarks and two bioinformat-
ics applications: PBPI and RAxML. When compared to the
performance of the default Linux scheduling, the results in-
dicate that using our kernel modiﬁcations we can reduce
SPE idle time by up to 30%, while work-stealing provides
improvements of 70%. The reduction of SPE idle time trans-
lates directly into application performance improvements:
we obtain an average speedup of 5%, with maximum perfor-
mance improvements of 10% using kernel scheduling. Using
work-stealing we get speedups of 12% and 21% respectively.
The principles described in this paper are widely applica-
ble and of interest to several classes of software developers on
accelerator based systems: application and framework devel-
opers, runtime implementors (e.g. MPI, OpenMP, Charm++,
RapidMind) and developers of communication libraries for
clusters of accelerator based systems.
2. CELL BE PROGRAMMING
Besides having to address the architectural idiosyncrasies
(alignment restrictions for data transfers, explicitly man-
aged local storage), the main challenges in achieving good
performance on the Cell BE are choosing the right execution
model and parallelization strategy. The o oading execution
model assumes frequent PPE PPE and PPE SPE inter-
action but little SPE SPE interaction: there is a driver
application executing on the PPE that o oads SPE compu-
tations that are independent of each other. This approach
has been shown to provide good performance in practice and
many application studies on the Cell BE employ it. The“of-
ﬂoading”approach is of particular interest when considering
porting existing parallel applications in a Cell cluster envi-
ronment or when using a compiler for parallelizing the Cell
code in the OpenMP fashion. The principles described in
this paper are directly applicable in both situations.
Several software development infrastructures for the Cell
BE, including ours, provide o oading APIs, e.g. IBM ALF [2],
Charm++ O oading API [1], Map/Reduce for Cell [12],
RapidMind [20]; sometimes ad-hoc implementations are pro-
vided by developers. We provide a generic o oading API
for the Cell BE that allows programmers to select SPEs to
perform computations, move data between the local store
and main memory and in particular to allocate and manage
synchronization objects in main memory.
For parallel applications designed for execution in a cluster
environment, partial PPE execution (and oversubscription)
is almost required, as communication libraries are not de-
signed to run on accelerators. Also, oversubscription with of-
ﬂoading is an execution model that requires minimal changes
for already existing applications to run on Cell. O oad-
ing execution requires signiﬁcant PPE SPE communica-
tion. The generic structure of the PPE SPE code is pre-
sented in Figure 1. The asynchronous interaction between
PPE and SPE is handled in the function wait_for_SPE and
various mechanisms can be used for its implementation. In
the rest of this paper we discuss the implementation and
performance trade-o s of di erent approaches to implement
fast PPE SPE synchronization and cooperation on the Cell
BE. We compare asynchronous event handling using IBM
Cell SDK primitives (callbacks and mailboxes) with kernel
extensions for cooperative scheduling and with user level im-
plementations for work stealing. Figure 2 illustrates the im-
portance of fast synchronization and cooperative scheduling
in RAxML (application described in Section 4) running on a
cluster of Sony PlayStation3 consoles, when the PPE is over-
subscribed with 6 MPI processes, each o -loading on 1 SPE
(the Cell processor on the PS3 exposes only 6 SPEs to the
application). The results show that compared to a schedul-
ing policy which is oblivious to PPE   SPE co-scheduling
(labeled as Linux in Figure 2), cooperative scheduling (la-
beled as yield-if-not-ready in Figure 2) achieves a perfor-
mance improvement of 1.7–2.7 . The optimal balance and
granularity of parallelism is not easy to determine in most
application settings and high degree of oversubscription is
likely to provide the best performance in many scenarios [8,
6]. To illustrate beneﬁts of oversubscription, Figure 3 presents
the performance of RAxML for various conﬁgurations of as-
signments of SPEs to PPE processes. Note that the perfor-
mance of conﬁgurations with the highest degree of oversub-
scription, that use 6 PPE processes with one SPE assigned
to each, is two to three times faster than conﬁgurations that
assign 6 SPEs to one PPE process. In this case, mechanisms
to increase the responsiveness of PPE processes to asyn-
chronous SPE requests are likely to improve performance.
3. HANDLINGASYNCHRONOUSEVENTS
Achieving good performance on the Cell BE requires care-
ful orchestration of the PPE   SPE interaction. Co-scheduling
of PPE   SPE parallelism is a technique discussed in [5]
that has been shown to signiﬁcantly improve the perfor-
mance of several applications. The main objective of co-
scheduling is to maximize SPE utilization, i.e. minimize the
waiting time whenever a thread o -loaded to an SPE needs
to communicate or synchronize with its originating thread
on the PPE. This is achieved by increasing the chance that
the required PPE thread will run as soon as an SPE request
is generated. Figure 4 illustrates how di erent implementa-
tions of the PPE   SPE synchronization function can have
a signiﬁcant impact on co-scheduling utilization. In Fig-
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Figure 2: Performance of yield-if-not-ready policy and
the native Linux scheduler in RAxML. Nnode - number
of nodes, Nprocess - number of processes per node, NSPE
- number of SPEs per process.
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Figure 3: Performance improvements with process over-
subsription in RAxML. Nnode - number of nodes, Nprocess
- number of processes per node, NSPE - number of SPEs
per process.
ure 4(a), PPE threads are busy-waiting for the correspond-
ing o -loaded threads to return results from SPEs. The time
quantum allocated to each PPE thread by the OS can cause
continuous mis-scheduling with respect to SPE threads.
Busy-waiting can be combined with explicit yielding in
order to eliminate some of the mis-scheduling. Figure 4(b)
illustrates a yield-if-not-ready implementation, where PPE
threads explicitly yield the processor whenever a correspond-
ing o -loaded SPE thread is pending completion. As dis-
cussed in the previous section, yield-if-not-ready is able to
achieve many-fold application performance improvement. In
the rest of this paper, for brevity we refer to the yield-if-not-
ready policy as YNR.
Although YNR reduces the PPE response time compared
to the busy waiting, the mis-scheduling can still occur, as
presented in Figure 4(b). If p is the total number of active
PPE threads, the YNR policy bounds the slack by the time
needed to context switch across p   1 PPE threads. On
a Sony PlayStation3, the upper bound on slack when con-
sidering 6 active processes (as many as there are available
SPEs) is around 15µs, as determined by the duration of con-
text switches using sched_yield() calls under congestion.
In the ideal implementation, a PPE thread is run as soon as
an SPE request has been generated. Figure 4(c) illustrates
the optimal scheduling situation. In order to achieve the op-
timal scheduling, the thread scheduler needs information as
to what PPE thread should run to serve the SPE requests.
The e ciency of any cooperative scheduling approach is ulti-
mately determined by the system response time – activation
of the threads able to handle any outstanding events.
Besides hand coded libraries for fast synchronization us-
ing variables in memory, asynchronous PPE   SPE interac-
tion can be implemented using two mechanisms provided by
the IBM Cell SDK. A process can register an event handler
(callback) to respond to SPE requests. An SPE that trig-
gers an event handler will generate a PPE interrupt and it
will block until the handler completes. Processes executing
on the PPE side have to observe the interrupt and respond
to the SPE request. The latency of this response time is a
combination of the software overhead of event handling and
the time for a process to be scheduled on the PPE, given
the default Linux scheduling policy. In order to decrease
this latency, the synchronization code on the PPE has to be
implemented using YNR. The second signaling mechanism
uses interrupt mailboxes. A PPE process can perform block-
ing calls to read a mailbox, the process is suspended until
data becomes available. In general, given the fact that in
Linux events are serviced only when a process is scheduled
on the CPU, both approaches have to use a YNR scheme
and their performance is likely to be lower than a pure YNR
scheme using the local store for PPE   SPE signaling.
Kernel support can be used to implement e cient cooper-
ative scheduling and decrease response latency. We have ex-
perimented with the real-time scheduling features available
in Linux and implemented versions of PBPI and RAxML
where we force a process to run by increasing its prior-
ity. This approach requires a very thorough understand-
ing of the application characteristics
1 in order to avoid pro-
cess starvation. In order to avoid the drawbacks of real-
time scheduling we extend the Linux kernel scheduler with
a _yield_to() system call and use the main memory for
PPE   SPE signaling. For brevity, we refer to this approach
as SLED (Slack-Minimizing Event Driven synchronization)
and its design is presented in the rest of this section. Our
ﬁnal solution does provide the best performance for micro-
benchmarks and applications, and we believe it to be the
most intuitive to developers.
3.1 Fast Synchronization Using _yield_to()
The overview of the SLED implementation is illustrated
in Figures 5 and 6. The basic data structure for PPE-
SPE signaling is a ready_to_run “list”. After o oading, PPE
processes explicitly call the SLEDS_wait_for_SPE() function.
Each SPE thread upon completing the assigned task writes
the PID of the parent process to the shared ready_to_run data
structure: the presence of a particular PID in any entry in-
dicates that the corresponding SPE is waiting for a response
from that particular process. Providing cooperative schedul-
ing requires two distinct steps: 1) choosing a process to run
from the list and 2) scheduling the chosen process on a PPE
context. For the latter, the Linux kernel scheduling code
has to be extended to give priority to a given process.
SLEDS_wait_for_SPE() can be implemented either at user-
level or as a system call. The organization of the ready_to_run
data structure determines whether the selection has to be
made inside a critical section. A kernel level implementa-
tion will perform this operation inside a critical section by
default while a user level implementation might have to pro-
vide its own mutual exclusion. In order to increase system
responsiveness, the duration of these critical sections has to
be minimized. In the rest of this section we discuss the de-
1For example the RAxML application uses a master-worker
approach and avoiding live-lock using real-time scheduling
required a signiﬁcant e ort.
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Figure 4: Three cases illustrating the importance of co-scheduling PPE threads and SPE threads. PPE (P) threads
poll shared memory locations directly to detect if a previously o -loaded SPE (S) thread has completed. Dark intervals
indicate context-switching. Dots mark cases of mis-scheduling.
sign trade-o s for 1) list organization and management; 2)
implementing SLEDS_wait_for_SPE() as a user-level function
or a system call.
Figure 6 presents the implementation of the SLEDS_wait_for
_SPE() call; same implementation can be used at user-level as
well as for a system call. As a ﬁrst step, SLEDS_wait_for_SPE
scans the ready_to_run list in order to determine the next pro-
cess to run. Depending on the implementation choice, i.e.
kernel or user level, the duration of the scan (parameter N)
determines the system responsiveness. On a PlayStation3,
which allows access to only 6 SPEs, and using the split list
implementation described in Section 3.1.1, the ready_to_run
list contains only 3 entries. We will discuss the inﬂuence of
the parameter N in Section 4.1. The function _yield_to()
is a system call which schedules a speciﬁc process to run;
this is an extension to the standard Linux kernel.
3.1.1 TheSynchronizationDataStructure: ready_to_run
We have experimented with several data structures for
the implementation of the ready_to_run “list”. A FIFO data
structure would ensure that the process corresponding to the
SPE thread which was the ﬁrst to ﬁnish processing would
be the ﬁrst to run on the PPE side; it would also provide
some fairness of the SPE allocation and avoid starvation.
The downside of a FIFO data structure is that maintaining
its consistency requires critical sections which introduce ad-
ditional overhead. In order to avoid the locking overhead
required by FIFO, a data structure with one entry per SPE
can be used, as shown in Figure 5. Consistency is easily
maintained using atomic instructions but the scheduler has
to repeatedly scan the entire list in order to choose the next
candidate. Scanning the entire list introduces additional
overhead which inﬂuences the system responsiveness. User
level implementations are e cient but there exists the po-
tential for unfairness and starvation.
The Linux kernel maintains per CPU running queues,
while the approaches described so far provide one data struc-
ture shared between all running processes. With this de-
sign choice, the implementation has to provide CPU con-
text awareness as illustrated by the following scenario. The
o -loaded task which belongs to the process P1 has ﬁnished
processing on the SPE side (the PID of the process P1 has
been written to the ready_to_run list). Process P1 is bound
to CPU1, but the process P2 which is running on CPU2
o -loads, and initiates the context switch by passing the
PID of process P1 to the kernel. Since the context switch
occurred on CPU2 and P1 is bound to run on CPU1, the
kernel needs to migrate process P1 to CPU2. This situation
can be solved by explicitly performing process migration in-
side our extended kernel scheduling (_yield_to()) or by
ensuring that processes scanning the ready_to_run list will
never select a process with di erent CPU a nity. The situ-
ation occurs frequently in practice and both solutions intro-
duce additional scheduling overhead. We have experimented
with both approaches and found the migration solution the
most undesirable since it creates an uneven distribution of
processes across available CPUs. Depending on the imple-
mentation of the next process selection, a nity checks are
performed either at user level or inside the kernel. User
level implementations have to perform two additional sys-
tem calls to obtain a nity information and this leads to
signiﬁcant performance degradation when compared to the
kernel implementation.
To avoid some of the drawbacks discussed in this section
we use an implementation for the ready_to_run data structure
that contains one entry per SPE. The list is statically split
in two halves, each PPE hardware execution context being
responsible for managing one half; only processes sharing
the execution context are accessing the same ready_to_run
list. In order to eliminate the need for a nity awareness, the
application is required to pin its processes to CPUs at job
start-up time. This approach reduces most of the overhead
associated with the data structure maintenance but it has
some potential for load unbalance.
3.1.2 _yield_to() Implementation
The standard scheduler used in the Linux kernel, starting
from version 2.6.23, is the Completely Fair Scheduler (CFS).
For each process in the system, the CFS records the amount
of time that the process has been waiting to be scheduled
on the CPU. Based on the amount of time spent waiting in
the run queue and the number of processes in the system,
as well as the static priority of the process, each process is
assigned a dynamic priority. The dynamic priority of a pro-
cess is used to determine when and for how long the process
will be scheduled to run. The data structure used by the
CFS for storing the active processes is a red-black tree. The
processes are stored in the nodes of the tree, and the process
with the highest dynamic priority (which will be the ﬁrst to
run on the CPU) is stored in the left most node in the tree.
The SLED scheduler passes the information from the ready
_to_run list to the kernel through the _yield_to() system
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Figure 5: Upon completing the assigned tasks, the
SPEs send signal to the PPE processes through the
ready-to-run list. The PPE process which decides
to yield passes the data from the ready-to-run list
to the kernel, which in return can schedule the ap-
propriate process on the PPE.
1: void SLED_wait_for_SPE(){
2: int next, i, j=0;
3: if(!ready_to_run[mySPE]) {
4: while(next == 0 && j < N){
5: i=0;
6: j++;
7: while(next == 0 && i < 3){
8: next = ready_to_run[i];
9: i++;
10: }
11: }
12: _yield_to(next);
13 }
14: }
Figure 6: Outline of SLED wait for SPE. Line 4-11:
selection of next process. Line 12: _yield_to() if
“local” SPE not ready.
call, which extends the standard kernel scheduler sched_yield()
system call by accepting an integer parameter pid which rep-
resents the process that should be the next to run. First,
the process which should be the next to run is pulled out
from the tree, and its static priority is increased to the max-
imum value. The process is then returned to the running
tree, where it will be stored in the left most node (since
it has the highest priority). After being returned to the
tree, the static priority of the process is decreased to the
normal value. Besides increasing the static priority of the
process, we also increase the time that the process is sup-
posed to run on the CPU. Increasing the CPU time is im-
portant, since if a process is artiﬁcially scheduled to run
many times, it might exhaust all the CPU time that it was
assigned by the Linux scheduler. In that case, although we
are capable of scheduling the process to run on the CPU
using the _yield_to() function, the process will almost im-
mediately be switched out by the kernel. Before it exits, the
_yield_to() function calls the kernel-level schedule() func-
tion which initiates context switching. We have measured
the overhead in the _yield_to() system call caused by the
operations performed on the running tree and we found it to
be approximately 8% compared to the standard sched_yield()
system call.
3.2 User-Level Work-Stealing
The SLED scheduler requires kernel modiﬁcations to im-
plement the _yield_to() call. In addition, applications re-
lying on SLED or YNR have to perform repeated system
calls and introduce additional overhead in order to achieve
the desired scheduling strategy. We investigate an imple-
mentation of the same principles using a user level approach
based on work-stealing. In the work-stealing approach a
PPE process which is currently running checks the user-
level shared work queue and picks the right SPE to respond
to, even if that SPE does not belong to the currently run-
ning PPE process. To enable the work-stealing execution,
we need to provide ”any-to-any”communication between the
PPE processes and SPE threads.
On the Cell BE, each SPE local storage is memory mapped
into the address space of the PPE process that had spawned
the computation. Execution model where ”any-to-any”com-
munication (between the PPE processes/threads and SPEs)
is allowed, requires a shared address space between the ex-
ecution entities on the PPE side. Thread libraries such as
pthreads can easily provide the shared memory abstraction,
however our applications of interest have been parallelized
on the PPE side using MPI
2 and most MPI implementations
are not thread safe. Furthermore, any existing scientiﬁc ap-
plications which is MPI based, is likely to be ported to Cell
using the MPI communication. Inserting another (thread)
level of parallelism into the application is possible, but re-
quires signiﬁcant programming e ort.
In the interest of portability and correctness, we had to
provide a shared memory space between all MPI processes
running on the PPE. In order to achieve this we extend
an experimental implementation of the Berkeley UPC [11]
compiler, enabling a usage of shared memory across distinct
processes. This implementation will be made available in
the near future. UPC is a Partitioned Global Address Space
language that provides a shared memory abstraction, uses a
SPMD programming model, allows control over data layout
and can easily interoperate with MPI programs.
We use application speciﬁc implementations for work steal-
ing in both PBPI and RAxML, described in Section 4. In
order to enable work stealing we had to ensure that all data
structures are allocated in a shared memory region which
is obtained at program start-up. We do provide memory
allocators for the management of this region. The basic
abstraction we provide is a shared work queue. Work is
described by the parameters required for o oads and by
variables necessary to identify the state of the computation
for each PPE process. In order to ensure termination, these
control variables are allocated in the shared memory region.
Both applications are written in a recursive style. Since
the depth of the recursion is not apriori known, computa-
tions in the original code are o oaded only from the termi-
nal branch of the recursion. In order to simplify the man-
agement of the shared work queue and avoid a full continu-
ation passing style implementation, we manually eliminated
recursion in both applications. The modiﬁed applications
precompute all the work descriptors and ﬁll in the shared
work queue. PPE processes repeatedly scan the ready_to_run
list and spawn the next work belonging to the process re-
quested by an SPE. Unfolding recursion has the additional
beneﬁt of increasing the granularity of the o oaded task.
The results reported for the work-stealing implementation
use the same granularities as the original implementation in
order to provide a fair comparison.
2There are Linux processes running on the PPE.
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4. EXPERIMENTAL SETUP
In all experiments we use the Cell processor embedded in
the Sony PlayStation3 console and the variant of the 2.6.23
Linux kernel version specially adapted for it. This is the
kernel we have extended with SLED support. We use the
IBM Cell SDK3.0 to compile all applications and an exper-
imental version of the Berkeley UPC software for the work-
stealing implementation. The PS3 allows user level access
to only six SPEs and this represents the upper bound on
PPE oversubscription we have explored in all experiments.
We investigate the impact of our techniques using micro-
benchmarks and two real-world bioinformatics applications:
RAxML and PBPI.
4.1 Micro-benchmark Results
To understand the implementation trade-o s we use a
micro-benchmark where multiple MPI processes repeatedly
o oad tasks to SPEs. The PPE only initiates the o -loading
of variable length tasks and waits for their completion. All
results described in this section were obtained with the PPE
oversubscribed with 6 MPI processes.
Figure 7 presents the variation of the SPE idle time with
increasing lengths of the o oaded task. The SPE idle time
is directly determined by the latency of the signaling mecha-
nisms employed. Work-stealing exhibits the lowest overhead
and the average SPE idle time is around 3µs. With SLED
the average SPE idle time is around 7µs, while the YNR
experiments show 10µs. These results indicate the upper
bounds on the SPE idle time reduction: Work-Steal can re-
duce idle time by at most 70% when compared to YNR,
while SLED will reduce it by at most 30%. The SLED ex-
periments shown correspond to the implementation where
the selection of the next process is implemented at the user
level and processes are pinned to CPUs. For comparison, we
include the overheads due to contention on the PPE side:
PPE and MBOX. These represent an upper bound for the
SPE idle time when using their associated scheme for signal-
ing. PPE presents the overhead (14µs) of repeatedly calling
sched_yield() when oversubscribing with 6 processes. The
lower overhead of the YNR scheme is explained by lower
PPE contention. MBOX presents the SPE idle time (19µs)
when repeatedly o oading empty tasks and coordinating
using register interrupt mailboxes. Synchronization using
callbacks is an order of magnitude slower.
Figure 8 presents the expected improvements in SPE uti-
lization for di erent task lengths. These improvements are
an upper bound on achievable application speedup for any
given scheme. For Work-Steal, SLED and YNR we have
used the average idle times determined in experiments, 3µs,
7µs and 10µs respectively; for MBOX we use 19µs. The ex-
pected speedup decreases with the task length and cooper-
ative scheduling is most e ective for short to medium tasks.
For example, the expected speedup of Work-Steal compared
to YNR is   18% for 30µs tasks and   3% for 300µs tasks.
The ordering of lines in Figure 8 indicates which implemen-
tation strategy will perform better in practice. A compari-
son of the SLED and YNR idle times in Figure 7 shows that
the latter exhibits lower latency for task lengths shorter than
  15µs. The additional implementation overhead of SLED
causes this performance degradation for very short“synchro-
nization” intervals. This behavior is consistent and YNR
outperforms SLED in micro-benchmarks and applications
for these very short tasks.
The performance of SLED is determined by several im-
plementation choices and in the rest of this section we will
discuss the inﬂuence of polling length (parameter N in Fig-
ure 6) when SLED_wait_for_SPE is implemented at user-level
or kernel level respectively. Figures 9 and 10 present the
performance trends observed when SLED_wait_for_SPE is im-
plemented at kernel level. Figure 9 presents the evolution of
performance with scan length normalized to the best execu-
tion time for a given task length; for example a point inside
the (1-1.1) region indicates performance at most 10% worse
than the observed minimum. The shorter the polling inter-
val, the closer the performance gets to the observed best.
Longer polling inside the kernel decreases the responsive-
ness to other processes. Figure 10 presents the evolution
of SPE idle time per o oad. This is a measure of perfor-
mance degradation caused by PPE contention. The overall
performance when polling is implemented at the user level
is relatively insensitive to the duration of the polling inter-
val. The average SPE idle time with user level polling is
7µs, while kernel level polling shows   9µs; this indicates
that user level polling is preferable to the kernel level. The
micro-benchmark results indicate that a short scan length
of 50-100 passes over the ready_to_run list is likely to provide
good performance regardless of the implementation choice.
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Figure 9: Variation of the relative speed of SLED
with kernel level polling as a function of task length
and polling duration. The graph shows the time per
experiment normalized to the shortest time for a
given task length.
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Figure 10: Variation of SPE idle time as a function
of task length and polling duration. Polling is im-
plemented at kernel level.
4.2 Application Results
The input sets for both applications contain a number of
species with a given DNA sequence length. The number of
species determines the memory footprint of the application,
while the length of the input DNA sequence determines the
duration of the o -loaded tasks. For PBPI we use a data
set with 107 species, while for RAxML the set contains 40
species. For both applications we vary the length of the
DNA sequence from   100 to   5,000. Figure 13 shows the
distribution of the duration of the o oaded tasks for sample
“short”, “medium” and “long” DNA sequences. Most tasks
in PBPI are shorter than 100µs, while in RAxML long DNA
sequences will generate much longer tasks.
Figure 11 presents the speedup for PBPI, achieved by the
SLED and work-stealing implementations when compared
to YNR. The x   axis shows the DNA sequence length.
For PBPI, work-stealing consistently outperforms YNR and
speedup for the whole workload is 12%, with a maximum
speedup of 21%. YNR outperforms the SLED scheme for
small task sizes. For task sizes larger than 15µs SLED
achieves an average speedup of 5% for the whole workload,
with a maximum of 10%. The performance improvements
for RAxML are more modest due to the larger task length.
The average improvements for the workload are   3%, with
a maximum of 5%. Work-stealing for RAxML is consistently
slower than the YNR implementation with an average slow-
down of 23% for the workload considered. In RAxML, the
same o -loaded region can be reached from various parts of
the code, and also di erent branches in the code can be taken
after o -loading completion. To perform work-stealing upon
o -loading the processes need to exchange the information
about branches which will be taken and complete control
over program counters and stacks. Our work migration im-
plementation is not a full Continuation Passing Style and we
use only ”partial”migration, i.e. at certain point in the code
each process will be returned its original data (if the work
migration was performed). We found that the partial work-
stealing requires signiﬁcant synchronization which results in
signiﬁcant performance degradation.
Figure 12 shows that cooperative scheduling (SLED) im-
proves the SPE idle time by   20% for both applications.
All application performance results are consistent with the
trends reported for micro-benchmarks. The results for both
applications indicate that a judicious implementation of co-
operative scheduling is required for best performance. IDLE
graph in Figure 12 represents the SPE idle time – time that
SPEs are waiting for work as a percentage of total execu-
tion time. For brevity we report only the general trends
observed for our design decisions for each implementation.
Distributed data structures (ready_to_run list) and process
pinning are required for good performance. For the YNR
implementations pinning processes to hardware contexts did
not a ect performance, this might change in the presence of
application level load imbalance. Implementations with a
shared data structure require
3 a nity awareness: 1) SLED
(unpinned processes) with checking for a nity at the user
level produces performance inferior to YNR; and 2) SLED
with kernel level a nity checking produces performance in-
ferior to SLED and pinning, but better than YNR. For SLED
and pinning the performance is determined by the choice of
implementing SLED_wait_for_SPE at the user or kernel level.
Figure 14 presents the execution time of PBPI with SLED
and polling at the kernel level. While for both PBPI and
RAxML performance is relatively insensitive to the polling
duration in all other cases, PBPI exhibits a many-fold per-
formance degradation in this case. After each o oad stage
PBPI performs a MPI_Allreduce operation and we believe
that spending a longer time inside the kernel for polling
adversely a ects the progress of the other processes. We
therefore advocate for implementing synchronization func-
tions such as SLED_wait_for_SPE as user-level library calls.
The beneﬁts of cooperative scheduling are observable when
the PPE hierarchy is oversubscribed and this might not be
the best performing parallelization scheme for a given appli-
cation. The parallelization trade-o s for each application are
analyzed in [6]. Note that extracting loop level parallelism
required several months of development e ort for each ap-
plication while using task-level parallelism derived directly
from the MPI code required less coding e ort to achieve
similar performance. For RAxML, oversubscription with 6
MPI processes produces best performance results when com-
pared with more aggressive implementations that use loop
level parallelism. These di erences range from many-fold to
tens of percent and our approach will only improve the per-
formance. Extending PBPI with loop level parallelism yields
3In order to avoid process migration.
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Figure 11: PBPI and RAxML speedup of SLED and work-stealing compared to YNR. Work-stealing for
RAxML produces a 23% slowdown for the workload.
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Figure 12: Improvements in SPE utilization in RAxML. IDLE (right-hand y-axis) : time when SPEs are waiting
for work as a percentage of total execution time. SLED-user (left-hand y-axis) represents the reductions of the
idle time when compared to the YNR idle time.
an implementation where the best performance is obtained
with di erent PPE processes/SPE ratios on a per dataset
basis. The resulting implementation achieves a performance
improvement that varies from many-fold for very short tasks
to at most 30% better for medium and large tasks, when
compared to the implementation with task-level parallelism
only. For short to medium task sizes our scheduling strat-
egy recuperates a signiﬁcant fraction of the performance dif-
ferences and alleviates the need for a lengthy development
process to coarsen the loop level parallelism.
5. DISCUSSION
The results indicate that a cooperative scheduling ap-
proach is able to improve the performance of Cell appli-
cations and based on our experience, adding this behavior
to existing codes is not a very time consuming task. The
results obtained on the Sony PlayStation3 are very positive
and we expect our techniques to have an even higher impact
on the Cell blades (QS20, QS21 and QS22) which contain 2
PPEs (4 hardware execution contexts) and 16 SPEs and are
likely to exhibit higher contention.
The duration of the busy waiting involved in the selection
of the next process to run determines the performance of the
cooperative scheduling approach. The results indicate that
short polling periods are beneﬁcial to performance, polling
should be performed outside critical sections and distributed
data structures are required for performance. Polling inside
critical sections can result in many-fold performance reduc-
tion (Figure 14) even for an architecture like Cell where
the degree of active contention for the critical section is
small
4. The optimal duration of busy waiting is system de-
pendent and our experiments indicate that di erent granu-
larities might be required on the Cell blades. For our Sony
PlayStation3 experiments we use 100 list iterations.
4There are only two active hardware contexts.
There are several points of concern related to what type
of applications can beneﬁt from an approach like ours. The
work-stealing approach lowers the overhead per o oad by
avoiding system calls and it is able to respond better to
PPE load unbalance at the expense of increased develop-
ment time and complexity. Work-stealing without compiler
support for a continuation passing style is also best suited
for SPMD applications where all processes repeatedly of-
ﬂoad the same computation on all SPEs. The SLED ap-
proach can easily accommodate more irregular applications.
Load balance and fairness are of concern: as future work
we will consider providing user level APIs to mark cooper-
ative scheduling regions and extending the implementation
of _yield_to to penalize non-cooperative processes.
The length of o oaded tasks is a parameter of concern
for the performance of any cooperative scheduling scheme.
This length determines the frequency of the synchroniza-
tion events and increasing this length will yield diminish-
ing returns for cooperative scheduling. In our experiments
and applications we have observed task lengths up to sev-
eral hundred of microseconds. We believe this granularity
will appear very often in applications. Private communica-
tions with the authors of [25] revealed medium (less than
300µs) granularities for their computational kernels imple-
mentations. Analyzing the machine balance of the Cell BE
architecture provides more support for our assumption. The
Cell BE embedded in a PS3 console has a peak rate of 21.03
double precision Gﬂops (230 single precision Gﬂops) and
each SPE has access to a local store of 256KB. The limited
size of the local store combined with the fast processing rate
allows the SPEs to perform a very large number of opera-
tions per data point before exhausting the local store and
maybe requiring PPE/SPE synchronization. A single preci-
sion computation can perform one operation per every data
point in the local store in under 3µs. Algorithms with com-
plexity less than O(N
p
(N)) are likely to process the whole
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Figure 13: Application sample task distribution for
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Figure 14: PBPI performance with SLED and kernel
level polling.
local store within relatively short time frames. Furthermore,
as IBM continues to release enhanced Cell processors (the
latest was announced in June 2008 for the Cell blade QS22),
the length of the SPE tasks will only decrease, which will in
return increase the SPE idle intervals.
The Linux kernel mailing lists contain multiple discus-
sion threads related to the implementation and the desir-
ability of a yield_to() function system call. The position
of the main kernel developers seems to be that such a func-
tion is against the Linux“spirit”. Their position is defended
for homogeneous multi-processor systems such as worksta-
tions or servers that are required to accomodate very diverse
workloads. We believe adding this functionality to kernels
destined for accelerator based heterogeneous systems is of
practical value.
6. RELATED WORK
The Cell processor has drawn signiﬁcant attention in in-
dustry and academia. A large number of evaluation studies
have been conducted to determine suitability of the Cell BE
for scientiﬁc computation. As an example we list several
contributions: Bader et al [3] examine the implementation
of list ranking algorithms on Cell; Petrini et al [22] reported
experiences from porting and optimizing Sweep3D on Cell;
the same author presented a study of graph explorations
algorithms on Cell [23].
Several high-performance programming models and com-
pilers have recently emerged as a part of an e ort to alleviate
application design di culty for the Cell BE. CellSs [4] is a
compiler and a runtime system which reduces programming
e ort for the Cell processor by enabling usage of a single
code module, i.e. an optimized SPE executable is automat-
ically generated from the main code module. The CellSs
runtime system detects data dependencies across SPE tasks
and uses the obtained information to e ciently schedule
tasks. Eichenberger et al [14] present compiler techniques
targeting automatic generation of highly optimized code for
Cell. To spread the parallel code across multiple SPEs they
use OpenMP thread-level parallelization, which is based on
the o -loading model. It is likely that both approaches
will experience high volume of data exchange and synchro-
nization between the PPE and SPE sides of the processor.
Zhao and Kennedy [26] present a dependence-driven compi-
lation framework for simultaneous automatic loop-level par-
allelization and SIMDization on Cell. Sequoia [15] is a pro-
gramming language which enables automatic communica-
tion across vertical memory hierarchies. Although it does
not support a single code module programming on Cell,
Sequoia performs automatic memory management on the
SPE side which signiﬁcantly reduces programming e ort.
CorePy [21] is a runtime system which allows programmers
to execute the SPE code from Python applications. All of
the aforementioned programming models are based on the
“o -loading”approach, where the application is split among
the PPE and SPEs, and can beneﬁt from e cient PPE  
SPE synchronization. The Charm++ framework provides
a Cell o oading API which requires e cient PPE-SPE sig-
naling. All these e orts can beneﬁt from e cient PPE  
SPE synchronization using our cooperative scheduling ap-
proach. We consider our work to be of special interest to
any compiler or programming framework on Cell which can
potentially su er from high PPE   SPE synchronization
overhead. Using cooperative scheduling strategies we target
to reduce the PPE response time when a request is initiated
from the SPE side. Consequently, we reduce the idle time
on the SPE side while it is waiting for the PPE reply.
In addition, several studies consider Cell execution mod-
els which do not involve heavy PPE   SPE communication.
Kudlur et al [18] developed a streaming code generation tem-
plate. Their method is capable of automatically mapping a
stream program to the Cell processor. Another example is
the MapReduce framework [12] which provides support for
MapReduce [13] execution model on Cell.
7. CONCLUSION
In this paper we explore the design and performance trade-
o s of cooperative scheduling implementations for the accel-
erator based systmes. The experimental architecture we use
is the Cell Broadband Engine. Programs written for the ac-
celerator based systems often contain two disjoint parallel
hierarchies executing on hardware with di erent degrees of
native parallelism. Achieving good performance requires in
many cases oversubscribing the general purpose core. For
these cases, mechanisms able to increase the attentiveness
of the processes running on the general core to asynchronous
requests incoming from the accelerators will improve perfor-
mance. We evaluate two such mechanisms: an integration
of cooperative scheduling in the Linux kernel and a work-
stealing user level approach. Both approaches improve ap-
plication performance in the presence of oversubscription.
The kernel level approach provides more generality and ease
of implementation at the expense of performance when com-
pared to the work stealing approach. The amount of e ort
required to incorporate our techniques into existing appli-
cations is not prohibitive and we believe their adoption can
increase programmer productivity by alleviating the need for
169complicated program transformations to extract loop level
parallelism. Cooperative scheduling can be easily integrated
into MPI and OpenMP runtimes for a performance boost
on accelerator based system architectures. Furthermore, it
is likely that cooperative scheduling will signiﬁcantly im-
prove the communication performance among accelerators
in a cluster environment since this type of communication is
commonly performed through the general core.
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